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ABSTRACT
The turn-on and turn-off losses in a GTO thyristor must be properly accounted for
because they can comprise upwards of 60% of the total losses. If a research can be done
to remove the defect and reduce the losses and improved the performance of the GTO
thyristor, it will be a great breakthrough to the semiconductor field. This report represents
the study on the Gate Turn- Off (GTO) Thyristorusing simulation software. This project
which was done in 2 semesters (July 2006 semester and January 2007 semester) is the
study on the method to improve the performance of the GTO thyristor by reducing it
losses. During the first part of the project, familiarization with the TCAD SILVACO
ATHENA and ATLAS is done in order to continue doing a critical evaluation to the
device; furthermore this step is very important during the extraction process of the
electrical performance for the conventional device. For the second semester, the review
process of the researches done by other people began to takeplace. Each of the reference
and research found will be carefully compared. The best design or steps is then being
chosen to be adopted in the project.
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1.1 Background of Study
The gate turn off thyristor (GTO) is a very high power semiconductor switch,
destined for use in industrial applications demanding the ultimate in voltage blocking and
current carrying capabilities [1]. This device is widely used in power- control
applications like variable- speed electric motors, uninterruptible power supply, high
voltage converters, DC/DC converters, etc. The GTO are available up to 4500V and
2500A. It is a four- layer devices with three terminals that can be turned on or off by
applying a pulse to the cathode gate. GTO thyristors differ from conventional thyristors,
in that they are designed to turn-off when a negative voltage is applied to the gate
electrode, thereby causing a reversal ofgate current.
This project is only concern on expending the constructing of proper GTO
thyristors models using the proper simulation and analysis. Exploration and studies to the
GTO thyristors structure will provide information and data necessary in crafting more
convenient design and product.
1.2 Problem Statement
Generally, GTO thyristors consist of thousands of individual switching elements
fabricated on a silicon wafer. GTO thyristors not only require complex peripheral
circuitry to ensure reliable operation butalso switch at low frequency. Losses occur inall
fourconditions of operation (on, off, switching on, switching off).
The powers losses in the thyristor are mainly those of turn-on and conduction
losses, the turn off losses are dissipated in the commutation circuitry. For GTO systems
however the majority of the switching loss is dissipated by the GTO itself. The
generating ofthese losses will contribute tothe generating heat of the thyristor.
1
The economic and efficient removal of the heat generated by these losses is
consequently a major design consideration for the overall system, and because
considerable cost, space and weight is taken up by the thermal management equipment
thereare significant savings to be had from a reduction in these losses.
Detail researches will be conducted to the GTO Thyristors to in creating an
improvement to its structure of device or enhancing electrical andelectronic performance
in power control application. Modification to the GTO thyristors structure is also made in
finding ways to simplify its fabrication processing steps. By using the software and
application provided, more discovery and prediction can be made to its electrical
behavior structures andprovides insight intothe internal physical mechanisms associated
with the device operation.
13 Objective of Project
Theobjective of thisproject consists of four (4)attributes andlisted such as below:
i. To generate a GTO thyristor structure,
ii. To perform electrical characteristic and functionality analysis to GTO thyristor
structure,
iii. To do a comparative study on the performance of the GTO thyristor; between the
conventional and advance device,
iv. To compare the efficiency, reliability and capability of both GTO thyristors
structure and come up with the best solution that has the most consistency and
better performance.
These attributes has been carefully evaluate and manage in order to meet the
intended outcome. The first two ofthe objective are already achieved during last semester
(July 2006), whereas the final two objectives are schedule to be successfully done in the
in this semester (January 2007).
1.4 Scope ofWork
The scope ofwork for this project is:
i. To study allthe finding andinformation regarding the semiconductor fabrication,
ii. To modified the structure of the existing GTO thyristors.
iii. To design a new GTO thyristor structure with respect to design standards and
parameters,
iv. To develop processing steps in order to predict the physical structure of the GTO
thyristors.
v. To conduct a process simulation and device simulation to the GTOthyristor.
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Figure 1: Briefprojectflow
During this project, the task to be done in order to complete the all of the
objectives is:
i. To conduct a study on GTO thyristor structure for used for power control
applications,
ii. Identifying the processing steps involve in creating the GTO structure and
observe the effect of the device characteristics when its parameters are changed
by using ATHENA and ATLAS simulations,
iii. To collect the comparison and analyzed data of modified structure with the
existing device,
iv. To investigate how the parameter changes effects the device electrical
characteristics,
v. Find out ways of how to improve the device performance so that a better device
can be created,
vi. To search ofthe industrial design and the most updated technique in fabrication of
the device,
vii. To do a comparison studies between the designs found in order to select the best
method in producing an efficient and reliable GTO thyristor.
The work for this project is carefully planned by using the Gantt chart to make
sure that all or the goals and objectives can be achieved the given period of time. The
Gantt chart is shown in the appendix section.
CHAPTER 2
LITERATURE REVIEW
2.1 Power Semiconductor Devices
As technology advances, an increasing portion of the electricity in the world
needs to be regulated before its utilization. Power electronics involves the technologies
used in various kinds of electrical energy regulators [5]. They regulate the raw electrical
energy into high quality electrical energy invarious forms for various applications. In the
process ofenergy regulation, it is necessary to use devices that can control the electrical
energy flow. This role is fulfilled by power semiconductor devices which utilize direction
dependant electrical energy flow characteristics of semiconductors.
Dependant ontheir controllability, power semiconductor devices can beclassified
into the following three categories [5]:
i. Passive devices (uncontrollable), including theSchottky diode andthePiN diode
ii. Semi-active devices (semi- controllable), including the Thyristor
iii. Active devices (controllable), including the BJT, MOSFET, JFET, IGBT, GTO,
SITH, IGCT, MCT, BRT, EST, etc.
2.2 GTO Thyristor Structure
A cross section through a single GTO segment is given below:
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Figure 2: Cross section througha classic anode shorted GTO
The figure 2 above is taken from [1]. Typically, a cathode segment has a length of
about 2 to 3 mm, and a width of 100 to 300 microns. Based from [1], GTO is a four layer
n+pnp+ regenerative switching device. Each parameters and composition play an
important role in determining the devices characteristics. How the parameters and
composition affect the device performance is stated below:
i. To obtain high emitter efficiency at the cathode end, desirable for good turn on
characteristics, the n+ emitter layer must be highly doped, giving a reverse
breakdown voltage to the adjacent p-base.
ii. The design of the p-base greatly influences the trade-off between turn-on and
turn-off properties. The doping profile and p-base thickness play dominant roles
in the voltage blocking capability of a GTO. The p base itself has conflicting
requirements because of its doping concentration is directly related to gate-
cathode resistivity. The resistivity should be as low as possible to optimize the
turn-off process so the doping concentration should be as high as possible.
However, to obtain high emitter efficiency, the doping concentration should be
low.
iii. In order to sustain forward voltages of several kV, the p-base must have a
thickness in the range of a few tens of microns, and to guarantee long-term
voltage-stability of the "main blocking junction" formed with the n-base "next
door", it is terminated with a negative bevel. This requires a highly graded p-base
profile,
iv. The maximum forward blocking voltage of the device is always lower than the
breakdown voltage of this junction, being dependent on the thickness and
resistivity of the aforementioned n-region.
The junction between the n-base and the p+ anode emitter is called the "anode
junction", and anode emitter efficiency is very critical to GTO design. An efficient
emitter would result in a very low on-state voltage, and low gate trigger-current.
However, turn-off capability of such a GTO would be poor, with very low maximum
turn-off current and high losses.
2.3 GTO Thyristor Operation Principles







Thefirst phasein the switching cycleof a GTOis the turn-on phase. The figure 3
which is taken from [1] below showsthe switching processand in the GTO.
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Figure 3: Turn- On switchingprocessofa GTO
According to [1], Gate current is injected across the diode junction D to the n+
layer of the cathode. Because the p n+ junction is forward biased, the n+ layer emits
electrons into the p base, some of which reach the space charge region SPCR1 of the p n
junction which isblocking anode voltage VD. These electrons are collected bythe electric
field E and accelerated towards the anode, where they enter the p+ emitter layer.
Thispolarizes the n p+junction in the forward direction and leads to the emission
of holes from the p+ emitter layer into the n bases, some of which also reach the space
charge region and are accelerated towards the cathode by the same electric field. When
these holes enter the n+ emitter layer, they provoke the same effect as the original gate
current, i.e. electronsare again emitted from the n+ layer into the p base, and the process
is reinforced.
A level of latching current is rapidly reached,at which point the process becomes
self-sustaining, with the device remaining in conduction, even if the gate current is
interrupted - provided the anode current remains above the holding level. For a GTO, a
much larger gate current is required, because many individual thyristors must, in effect,
be gated in parallel. If this is done correctly, i.e. with a sufficiently large gate current
pulse, all the individual thyristors will ignite simultaneously (there is no spreading
effect), and anode current may rise at rates of up to a few thousand amps per
microsecond. Depending on wafer diameter and desired anode di/ dt, turn-on gate pulses
may vary from a few tens to several hundred amps.
2.3.2 On- State
The regenerative turn-on process just described, injects a great number of
electrons and holes from the emitters into the p and n base layers, which become
saturated with charge carriers. The resulting carrier concentrations greatly exceed the
doping concentrations of the p and n bases, such that GTO replicate the low on-state
voltage and high surge current capabilities ofconventional thyristors. In figure 4 which is
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Figure 4: On-state switchingstate ofa GTO
2.3.3 Turn-Off
According to fl], the turn-off process in the GTO is initiated by a negative gate
current. Due to the high conductivity of the p-base, holes arriving from the anode
partially flow to the negatively polarized gate contact which is shown in figure 5 below:
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Figure 5: Turn- Offswitchingprocess ofa GTO
During the storage time, the current progressively filaments towards the middle of
the cathode segments, until the filaments are finally "pinched off". At this instant, the
anode current falls rapidly, and both the p n+ and p n junctions are again able to sustain
voltage. The filamentation of current, towards the cathode centers, reduces the active
silicon area during the critical turn-offphase.
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23.4 Blocking
Figure 6 below, taken from [1], shows the switching process of a GTO during
blocking state:
Load circuit Gate circuit
Figure 6:Blocking switchingprocess ofa GTO
During the blocking state, the GTO is almost free of mobile charge carriers. The
blocking voltage Vd, applied by the external electrical circuit, creates a space charge
region SPCRl, while the negative gate voltage, VGr, polarizes diode D in the reverse
direction, leading to space charge region SPCR2. The reverse blocking capability of this
p n+ diode is limited toabout 20 V. Under these conditions, the GTO behaves totally as a
p n p transistor, since the reverse biased gate-cathode region prohibits n p n transistor
action. Provided the biasing supply is of negligible impedance, the GTO has a virtually
unlimited dv/ dt capability.
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2.4 Fabrication Process
Basic knowledge ofdevice fabrication processes is important in understanding the
structure of power semiconductor devices. The way devices are made affects device
parameters hence affects the simplifications and assumptions used in device analysis.
Furthermore, without fabrication processing knowledge, it is difficult to optimize the
device structure [6], Because of their high power nature, the fabrication of power devices
is different from and more challenging than the fabrication of lower power ICs.
The main fabrication processes include epitaxial growth, oxidation, lithography
(masking), diffusion, implantation and deposition. Silicon dioxide (SiO) is an excellent
insulator and a barrier to most diffusion.
i. Epitaxial growth
Epitaxial growth is closely related to the crystal growth concept. It involves the
growth of a single- crystal semiconductor layers on a single- crystal
semiconductor substrate. The epitaxial layer and the substrate materials may be
the same, giving rise to homoepitaxy. In an epitaxial process, the substrate wafer
acts as the seed crystal. Epitaxial layer can be grown at a temperature
substantially below the melting point, typically 30% to 50% lower. The common
techniques are chemical vapor deposition (CVD) and molecular beam epitaxy
(MBE).
Figure 7: Epitaxial Growth
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ii. Oxidation
Oxidation is a process that creates an oxide layer by reacting heated silicon with
oxygen or water. The oxide width and quality can be controlled by controlling the
reacting temperature, time and material. Reacting silicon with oxygen or water are
called dry and wet oxidation, respectively. Dry oxidation creates high quality
oxide with a superior interface between the oxide and the silicon. Dry oxidation is
slow hence is only used in forming a thin layer of high quality oxide. These
methods of obtaining superior insulator and diffusion barriers (SiO) are why
silicon, rather than Ge and GaAs, is the current dominant semiconductor material.
During device fabrication it is necessary to have a reliable insulator device which
could act as a barrier to diffusion. Silicon dioxide (Si02) is can act as a good
insulator device. A high-quality Si02 is developed by using the oxidation process.
Figure 8: Oxidation process
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111. Photolithography and Etching
Lithography is used to remove a predefined pattern in the oxide layer. Thesilicon
wafer with an oxide layer is covered with a photoresist layer which is then
exposed to ultraviolet lightthrough a mask. The mask defines the selective parts
of the oxide which is to be removed. After exposure, the part of the positive
(negative) photoresist which has reacted (unreacted) with the UV light is
dissolved and washed away, and the underlying oxide is exposed. Acid is then
used to etch the exposed oxide away. The remaining photoresist is removed after
etching is complete.
Figure 9: Photolithography andEtching Process
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iv. Diffusion and Ion Implantation
After the lithography process, impurities can be introduced through these etched
portions of the silicon. Diffusion is commonly used to introduce impurities into
silicon. Gas, liquid or solid containing the desired impurities contacts the silicon
at a high temperature. Impurity atoms diffuse into the silicon because of the
impurity concentration difference. Resultant silicon impurity profiles can be
controlled by the source impurity concentration, diffusion time and temperature.
An alternative way of doping silicon is implantation where impurity atoms are
accelerated to very high speed by a high potential accelerator before penetrating
the silicon. With this method, impurity atoms only penetrate to a very shallow
depth. This layer of bombed and destroyed silicon is subsequently annealed back
to its regular crystalline structure by high temperature treatment. By controlling
the annealing time and temperature, deep junctions can be formed since the
impurity atom activity is similar to that ofthe diffusion process. Junctions deeper
than 5urn are required in many power devices to block high voltage. Implantation
has the advantage over diffusion of controlling precisely the amount of impurity,
which makes it the main process for introducing impurities.
j?.ffusion window
Figure 10:Diffusion andIon Implantation Process
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v. Metallization
It is used to form the ohmic contacts and interconnections. A thin film of metal is
needed on the device to connect multipleareas to electrodes so that the device can
be used in a circuit. Evaporation, sputtering and Chemical Vapor Deposition
(CVD) are three options available to form a thinmetal film, ofwhich sputtering is
the main method used. In sputtering, source metal and the wafer are put on
paralleled plates connected to a high-voltage power supply. Ionized by the high
voltage, sputtering gas atoms between the plates hit the source and ejects the
metal atoms to the waferplatewhere theydeposit and form a thin metal layer.
iHayer
/^-substrate
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From figure 12which shows the flows of theproject, the first thing that theauthor
needs to do is to familiarize with the ATLAS and ATHENA software. In getting
familiarize with the software, the author had to learn step by step on how to use the
software and the important syntax of thesoftware. This objective is achieved bydoing an
experiment with the two software tool by generating a NMOS structure based on the
workstation manuals.
All the processing step should be understand before going to the next step which
is the reviewing the existing device of the GTO thyristor. The reference and guidance can
be found in journals, books and internet.
A lot of review for reference regarding the existing device, certain criteria have
been observed and take noted such as the structure criteria, the process and methodology
involved and the electrical and electronic characteristics of the device. The searching for
the reference regarding the processing steps and any other methodology in fabricating
this semiconductor is anon going process. Any finding should be carefully recorded and
studied.
In Final Year Project 1, the author had reached the third (3) step of the project
flow where an example from the TCAD SILVACO software have been loaded and
studied. The ATHENA and ATLAS software is used to carry on with the simulation
process. The structure ofthe GTO thyristor have been develop its electrical characteristic
is observed and studied.
From this example, thecharacteristic and parameters of theGTO will be observed
and carefully explore. Throughout this project, any parameter of the GTO will be
incessantly improved. The modification will only bemade onthenext level ofthe project
flow where the different between the each observation and the finding stated in the
existing research done by other researchers is compared. Finally, all the result and
observation should be recorded and analyze.
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Optimum structure design is important to achieve goodperformance from power
semiconductor devices. Power semiconductor device design must base on existing
fabrication processes to be feasible. Further more, process complexity is associated
closely withmanufacturing cost. In the semiconductor industry, market requirements and
manufacturing cost are ofhigh priority.
In Final year Project 2, the author starts with step four (4) which is to find
different type of GTOand found out the most suitable technology and fabrication design
of the device. There are many different types of technology which have been implanted
to the GTO and had its own advantages and disadvantages. The authorneeds to find out
the processing steps and methodology being used to fabricate the GTO thyristor. The
electrical performances of the device needto observe afterimplementing thetechnique.
Later on, the author needs to analyze all the result and data found. A comparison
study needs to be done between the technologies andthe author will configure which are




SILVACO TCAD workstation canbe categorized to 2 maincomponents whichis:
• ATHENA simulator
ATHENA predicts the physical structures that result from processing steps. The
resultmg physical structures are used as input by ATLAS, which then predicts the
electricalcharacteristics associatedwith specifiedbias conditions. It treats process
simulation as a serial flow of events.
• ATLAS simulator
ATLAS simulation is a device simulation tool that can predict the electrical
behavior of specified semiconductor structures and provides insight into the
internal physical mechanisms associated with the device operation. ATLAS
provides general capabilities for physically-based two, and three-dimensional
simulation of semiconductor devices.
The combination of ATHENA and ATLAS makes it possible to determine the
impact ofprocess parameters on device characteristics. Figure 8 is taken from [4] shows











yr Device simulation tool




Four weeks have been allocated in getting familiarize with the software, an
example has been loaded which is the design of a basic NMOS device structure. The
structure of the device is created by using the ATHENA simulator. Then, by using the
ATLAS simulator, its electrical performance and characteristic can be observed and
tested.
In creating an NMOS device structure using ATHENA [3], the overview of the
procedure is:
i. Developing a goodsimulation grid
ii. Performing conformal deposition
iii. Performing geometric etches
iv. Performing oxidation, diffusion, annealing and ion implantation
v. Structure manipulation
vi. Saving and loading structure information.
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3.3 Review on the Existing Device Structure
The existing model design of the GTO thyristor in the SILVACO TCAD
workstation is analyze and its characteristic is compared based on the reference already
found.
The simulation illustrates the simulation of a Gate Turn- Off Thyristor. The
device is embedded in a realistic power device circuit. The interaction between thecircuit
elements and the active device is important in an accurately simulating the GTO
behavior. The steady state behavior is a simulated first. This is used as the initial
condition for the transient analysis. The example shows:
i. GTO structure definition with ATLAS.
ii. The SPICE- like command syntax for MIXEDMODE circuitsimulation,
iii. GTO steady state solution,
iv. GTO transient turn- off process.
ATLAS is used to define the GTO structure includingmesh, materials, electrodes
and doping. Inthe programming part, the mesh rect statement defines a rectangular mesh
with grid lines at the locations specified by the x,m and y,m statements. Using the region
statement the mesh is divided into three regions: two silicon and one insulator. The
electrodes statement defines the cathode, anode and gate electrodes. The doping
statement defines doping profiles. The definition of implant type, junction position and
characteristic length is also taken note. The net profile is n+p n p+ from cathode on top
to anode on the bottom. The gate is contacted to the p region. Aftercreating the structure
is saved and will be used as a device by MIXEDMODE.
In this simulation, the MIXEDMODE circuit simulator uses ATLAS to calculate
the transient characteristic of a GTO under specified circuit conditions. First a steady-
state simulation of the GTO circuit is performed. The begin and end statement indicates
the beginning and end of the MIXEDMODE syntax. The MIXEDMODE commands are
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similar to those used in SmartSpice. Circuit component, topology, and analysis are
defined in it. Ingeneral, the circuit component definition consists are three parts: the type
ofcomponent, the lead or terminal node assignments, and the component value or model
name.
For example, the first component as current source number one, 0 and 1 are the
two circuit nodes for this component and 400 indicates that the current source value is
400 amps. This circuit can be divided in tow parts: input and output. The input circuit
connects to the cathode and anode of the GTO. It includes current source il, voltage
source vl, resistor rl, r2, r3,diodes dl, d2, d3, inductors II, 12,13, and capacitor cl. The
output or switching circuits connects to the GTO gate and anode and includes voltage
sources vl, v2, v3, diode d4, resistor r2, r4and inductor 14. The GTO component itself is
specified by the agto statement. This statement specifies a device to analyze by ATLAS.
The a part ofthe agto command specifies that this isa device statement. The gto portion
simply defines the device name. The option infile= indicates which device structure to be
used. The .nodeset statement defines the initial values for node voltages and the .save
outfile= statement saves the result to the indicated file. Since this is te steady state
solution, no output log file is needed. Since standard diode parts are used inthis circuit,
the .model dd statement is used to specify additional characteristics. The dd was the
model name given inthe diode component definition statement. Additionally the .options
command sets the solution method to a modified two- level Newton using the m21n
parameter.
To complete the specify simulation, the physical models used by ATLAS must be
specify. The model statement isused toturn onthe appropriate transport models. This set
includes analytic: the analytical concentration dependent mobility model, fldmob: the
lateral electric field- dependent mobility model, consrh: Shockley- Read- Hall
recombination using concentration dependent lifetimes, auger: recombination accounting
for high level injection effects, and bgn: band gap narrowing. The material statement is
used to override default material parameter. In this case, the carrier recombination ficed
lifetimes are set and for region three, the permittivity is set to that of air. Finally an
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impact ionization model is enabled using the impact statement with the selb option. This
specifies that theSelberherr impact ionization model is tobeused.
The final part of the example is the transient simulation of the gate- turn off. The
description of the circuit is similar to the steady state part. The gate turn- offis simulated
by pulsing the GTO gate output resistance r4 from 1megaohm to 1 micro-ohm over 100
ns. This defined bythe additional command line option onr4 command line.
All references, data and information of the GTO thyristor are recorded and
studied to make a better comparison between the existing device and the new created
structure. Any advantages and disadvantages are carefully monitored and further





4.1 Creating anNMOS Device Structure Using ATHENA
ATHENA simulation in the Silvaco TCAD workstations is the tools required in
creating a full NMOS structure which shown in figure 9 below. To shorten up the
processing steps and times, the structure ofthe device, initially was created only in one
half. Since the structure is symmetrically tothe Y- plane, it is reflected to the Y- plane
to obtain the full structure. Silvaco ATHENA analysis shows all the composition of the
structure and the characteristic of the device (net doping)[3].
ATHENA
Data from mosl exO I_0.str
O.G
Microns
Figure 14: Full NMOS structure
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4.2 Electrical Characteristic Prediction Using ATLAS
Using the ATLAS simulator, the electrical characteristic of the NMOS device can
be observed. Data measurement and graphical representation of the electrical
characteristic of the device is such as Id versus Vgs curves and families of Id versus
Vds curves are plotted. [3]
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The curve in figure above is plotted according to thecommand below:
Solve name=gate vgate^O vflnal=3.3 vstep=0.1
Then, thesimulator will ramp thegate voltage from OV to 3V with thebias size of
0.1V. The curve represents the relationship between drain current, Id and gate-source
voltage, Vgs.
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Solve name-drain vdrain=0 vfinal=3.3 vstep=0.3
Solve init
Log outf=nmos3+0.log
Solve name=drainvdrain=0 vfinal=3.3 vstep=0.3
Tonyplot-overlay nmos2_0.log nmos3_0.log nmos3_0.log set nmos.set
quit
flie ATLAS simulation will plottedthe families of Id versus Vds for Vgs = 1.1V,
2.2V and 3.3V as shown in Figure 11. In order to get thecurve, the drain voltage, Vd is
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Figure 16: Families curve ofIdversus Vdsfor NMOS
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43 Method of Producing a GTO Thyristor
A method of producing a GTO thyristor [7]; includes producing a first n type
impurity region, a second p type impurity region, a third n type impurity region and a
fourth p type impurity region produced in a semiconductor substrate providing a cathode
electrode in contact with the first n type impurity region, providing a gate electrode in
contact with the second p type impurity region and an anode electrode which short-
circuit the third and the fourth regions at the second main surface of the semiconductor




Figure 17: GTO thyristor structure
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Detailed description:
i. p type regions (a) are produced at the both surface ofthe n type silicon substrate (b)
bydiffusing p type impurities such asgallium oraluminum,
ii. p type region at the opposite side of the p region (a) is removed by producing a
silicon wafer (c) comprising ofn type silicon substrate (b) and p type region (a) and
a predetermine pattern is produced at the surface (d) to which the lapping is
conducted,
iii. ptype impurities such as boron are diffused to produced p type emitter regions (e).
iv. n+ regions (f) at the anode short- circuited portion are selective produced, p type
impurities such as gallium is then diffused to the whole surface therefore producing
the p type emitter regions (e). It is necessary the that the density of the n type
impurities inthe n-H regions (f) are sufficiently higher than p type impurities inthe p
type emitter regions (e).
v. Ananode electrode (g) is produced at theanode surface (d) of thesilicon wafer (c).
vi. n type emitter region (h) are produced at the predetermined positions ofthe counter
side surface (cathode surface (i)) of the lapped surface (anode surface (d)) by
diffusion of n type impurities.
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4.4 Defining the GTO Structure UsingATLAS
To define the GTOstructure including mesh, materials, electrodes and doping, the
input file statements must be carefully inserted into the DeckBuild and the programme is
then being run.
The form of the input file statements is:
<STATEMENT> <PARAMETER> = <VALUE>
The parameter can be (real, integer, character and logical). The order inwhich the
ATLAS commands occur is the following:
i. Structure specification: MESH, REGION, ELECTRODE, DOPING
ii. Material models specification: MATERIAL, MODELS, CONTACT,
INTERFACE
iii. Numerical method selection: METHOD
iv. Solution specification: LOG, SOLVE, LOAD, SAVE
v. Resultsanalysis: EXTRACT, TONYPLOT
Inthis example, the first part ofthe input file statement is structure specifications
of the GTO thyristor.
i. X.MESH, Y.MESH statements
Specifythe locationofgrid lines along the x and y-axes
- NODE - specifies mesh line index
- LOCATION - specifiesthe locationofthe grid line
- RATIO - ratio to be used when interpolating grid lines betweengiven locations















- NUMBER - denotes region number
- MATERIAL - can be SILICON, OXIDE
- POSITION - define location ofthe region interms ofactual position grid nodes
region num=l silicon x.min=0 x.max=100y.min=0y.max^!3
region num-2 silicon x.min=0x.max=280y.min=13y.max=410
region num=3 insulator x.min=100x.max=280 y.min^O y.max^13
iii. ELECTRODE statement
Must specify atleast one electrode within the simulation domain
- NAME - defines the name of theelectrode: SOURCE, DRAIN, GATE
- POSITIONPARAMETER- BOTTOM, LEFT, RIGHT, TOP,
SUBSTRATE, IX.LOW, IX.HIGH, X.MIN,
X.MAX, LENGTH
elec num=l top left length=100 name=cathode
elec num=2 bottom name=anode
elec num=3 x.min~150x.max~280y.min^0. y.max=13. name=gate
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iv. DOPING statement
It can be used to set the dopingprofile analytically. Analytical dopingprofiles can
be defined with the following parameters:
- DISTRIBUTION TYPE - UNIFORM, GAUSSIAN
- DOPING TYPE - N.TYPE, P.TYPE
- CONCENTRATION - peakconcentration specification for Gaussian
profiles
- CHARACTERISTIC - principal characteristic lengthofthe implant
(standarddeviation). One can specifyjunction
depth instead.
- PEAK- specifies the location of a peakof a Gaussian profile
- POSITION - X.LEFT, X.RIGHT, REGION
doping reg=2 uniform conc~l.el3 n.type
doping reg=2gaussconc~l.el7p.typejunc=47
dopingreg=l gauss conc-l.el9 n.typejunc=16x.l=0x.r=100 rat=0.8
doping reg=2 gauss conc=l.e20p.type peak=410junc:=393 x.l=0x.r^l 70
rat=0.1
doping reg^2 gauss conc=l.el7n.typepeak=410 char=10x.l=l 70 x.r=280
Figure 18inthenext page is generated using theTonyPlot astheoutput file of the
input statement.
Part 2 of the input file is where transient and steady-state analysis of the GTO
structure (concentration and field-dependent mobilities, impact ionization and radiation
induced carrier generation) is key in. The output of theanalysis is also generated by using













Figure 19: The output ofthe generating input statement in part 2
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4.5 Power Losses in Gate Turn- OffThyristor
A reduction in the total energy lost in a GTO thyristor due to switching and
conduction losses is a most important requirement. For GTO systems, the majority ofthe
switching loss is dissipated by the GTO itself, although the losses in the GTO snubber
circuit can also contribute significantly and the switch losses are an important portion of
the total overall power losses.
In improvement in aGTO thyristor switch can be achieved by reducing one or all
of the following:
i. Turn-on switching loss
During the turn-on period the energy loss per pulse (Eon) is a strong function ofthe
peak gate current. Increasing the gate current can reduces the turn on time. Alarge
reduction in energy loss can be seen resulting from the correct choice of peak
forward gate current. From the device physics viewpoint Eon is strongly dependent
on the p-base resistance of the GTO, in a similar manner as for conventional
inverter grade thyristor; thus a high resistance gives low energy per pulse. In a
conventional thyristor the p-base resistance cannot be increased beyond a certain
limit determined by the dv/dt rating. For a GTO however this limit is further
reduced because a high p-base resistance seriously limits the current interrupt
capability.
ii. Turn-off switching loss
At turn-off the switching energy (Eoff) results mainly from the tail current during the
reapplied dv/dt state. The tail current can be controlled by either anode shorts or
electron irradiation and the irradiation can be used to optimize the relationship
between theon-state and turn-off losses. At themoment of a turnoffof theGTO, a
numbers of carriers remain in the semiconductor substrate. If the lifetime of the
carrier is long then the substantial turn off time ofGTO becomes long. However by
using the irradiation, the GTO has a number ofradiation defect which serves as a
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lifetime killer to the carriers hence the turn off time of the GTO will become
decrease because a tail current, therefore a tail time is decrease.
iii. Conduction loss
During the conduction period the on-state voltage drop determines the conduction
losses. The effectofelectron irradiation on the tail currentand forwardvoltage drop
(Vjm) for a GTO is that the on-state voltage is increased while the tail current is
reduced by increasing the radiation dose. This independence ofVjm and tail current
is typical for GTO thyristor, so although it is possible to use electron irradiation to
reduce the tail current, and therefore the switch off loss, the Vtm is unfortunately
increased. Aswithconventional thyristor Vtm becomes increasingly highfor higher
blocking voltage devices, and so control oftail current becomes increasingly more
difficult. To solve this problem would beto locate the defects in a part of the GTO
which gives minimum influence on the on-state resistance but maximum effect on
tail current decay.
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4.6 GTO Thyristor Improvement Design
Nowadays, there are many techniques that were used by the semiconductor
manufacturer in order to develop a better and consistence GTO thyristor. The author had
studied 3 techniques that can deliver an optimum performance of the GTO thyristor
which are [8] irradiation technique, using anode emitter short technique and gold
diffusion method [7].
i. Irradiation technique.
In GTO thyristor, irradiation technique can be applied to the substance ofthe GTO
to limit the life time of thecarrier intheGTO substrate. The electron radiation gives
a uniform distribution of defects in the silicon, whereas proton damage can be
accurately implanted to a selected location inside the GTO thyristor. It is found that
when applied to high power GTO thyristor this proton radiation gives a substantial
performance improvement over electrons. An important advantage of the proton
irradiation is the possibility ofcontrolling separately the gate current (Igt), and turn
off switching energy (E0ff).
ii. Usinganode emitter short.
This technique gives a charge extraction path between the GTO n-base and the
anode contact. This technique is well known and can achieve a reduction intheturn
off tail current and also a lowturn off energy. By increasing the size of the anode
short it is possible to achieve the same effects as increasing electron radiation dose.
However, it is not possible to increase continually the size of the anode short
because not only will the Vtm become too high, but also the triggering sensitivity of
the GTO begins to degrade. As the triggering sensitivity degrades, the GTO turns
on more slowly, giving an increase inturn onswitching energy. So the anode short
must be designed to have maximum effect on tail current extraction but minimal
effect on turn on triggeringsensitivity.
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iii. Gold diffusion technique.
Gold can be diffused into the third region of the GTO thyristor at a predetermine
diffusion temperature thereby shortening thelifetime ofcarriers inthesubstrate. By
referring to figure 17, gold impurities are doped to the element by diffusion method
thereby shortening the carrier life time ofthe ntype base region (third region). This
gold doping isconducted in such amanner that after the insulating film at the anode
surface (d) of the silicon wafer (c) to which the diffusion of the n type impurities is
conducted is completely removed by hydrochloric acid or the like, gold is attached
tothe anode surface (d) bydeposition. The quantity ofgold doping is determined by
the diffusion time and the diffusion temperature and it can be controlled by
changing the diffusion during intervals of 25 to 30 minutes. The turn- off loss
decrease with therising of the gold diffusion temperature. It is possible to improve
the correlation between the turn- off loss and the on- state voltage by diffusing gold
at the diffusion temperature of820°C to 825°C thereby resulting in a reduced turn-
offloss without increasing the on-state voltage. GTO having the anode short- circuit
structure produced by the gold diffusion has the advantage of being suitable for
high frequency operation.
Another interesting technique develop by the semiconductor manufacturer in
fabricating the GTO thyristor device is by combining the first and second technique
which is the irradiation and anode emitter shorts are carriedout to the GTO thyristor.
Based on [8], by combining an optimized proton radiation dose with a new anode
short designed to give the optimal relationship between turn on sensitivity and turn off
tail current decay, a reduction in total energy losses can be achieved. This improved
performance ofthis new GTO design is compared to that of the previous design (proton
radiated technology only), and itcan be seen that even compared to the proton radiated it
hasa much lower energy loss, particularly for lowVtm levels.
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An indication of the superior characteristic of this new design is given in the
following table [8], which compares two GTO designs applied to devices with the same
cathode area.
Maximumrepetitivepeak-offstate voltage /VDRM(V)
Maximum surge on-state current /ITCM (A)
Energy loss per pulse/ EpN (mJ) 1500V/2000A
On state voltage / Vtm (V) 2000A
Turn off switching energy/ Eqff (mJ) 1500V/2000A



















Table 1: Comparison table ofcombined technology andproton radiated technology
By combining both technologies, the GTO now have lower energy per pulse at
turn on and turn off, but also a considerably loweron-state voltage for the same cathode
area.
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Figure 20 below is taken from [7].
vafer fabrication













New anode short design for
low turn off loss
Thin silicon gives low
Vtm
Figure 20: Combination ofproton irradiation and anode emitter short technique to GTO
The new design contains a much thinner n-base than used previously to achieve a
low Vtm and much improved surge current and turn on transient characteristics. The
anode short design has been optimized to give charge extraction without affecting the




During the last 2 semesters, a lot of information and references have been
discovered and found in finishing this project. The author also had achieved and
accomplished all of the objectives of project which have been mentioned earlier in this
report.
Since the author cannot get hold of the recipe of the Gate Turn- Off (GTO)
thyristor, the author unable to implement all the technologies in SILVACO TCAD
software. However, the most important part to be highlight here is that the author had
succeed in understanding how the GTO thyristor is working and steps that need to be
taken and considered in improving its performance. A detailed studies, evaluation,
comparison and observation have been made in order find the most suitable technology
that can actually enhance the performance the GTO thyristor. It is hoped that ifthe recipe
ofthe GTO thyristor can be acquire, the author will able to implant all ofthe technique
discussed and monitor it real performance.
The comparison studies of the GTO thyristor had provided the author a better
picture in considering which processing step can be altered and modified in reducing the
losses inGTO thyristor especially during its switching process.
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